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The power consumption of digital circuits, e.g., Field Pro-
grammable Gate Arrays (FPGAs), is directly related to their
operating supply voltages. On the other hand, usually, chip
vendors introduce a conservative voltage guardband below
the standard nominal level to ensure the correct functional-
ity of the design in worst-case process and environmental
scenarios. For instance, this voltage guardband is empirically
measured to be 12%, 20%, and 16% of the nominal level
in commercial CPUs [1], Graphics Processing Units (GPUs)
[2], and Dynamic RAMs (DRAMs) [3], respectively. However,
in many real-world applications, this guardband is extremely
conservative and eliminating it can result in significant power
savings without any overhead. Motivated by these studies,
we aim to extend the undevolting technique to commercial
FPGAs. Toward this goal, we will practically demonstrate the
voltage guardband for a representative Xilinx FPGA1, with
a preliminary concentration on on-chip memories, or Block
RAMs (BRAMs).
Our experimental results show the voltage guardband to be
39% of the nominal level (Vnom = 1V, Vmin = 0.61V ), which
in turn, directly delivers an order of magnitude BRAM power
savings. Further undervolting below Vmin = 0.61V delivers
more power savings, up to 40% in our case; however, causes
fault generation in some locations of some of BRAMs. These
faults are the consequence of timing violations, since the cir-
1We have undervolted several Xilinx platforms and observed very similar
results. This paper demonstrates it on a representative platform, VC707.
U
AR
T
FP
G
A 
Bo
ar
d
FP
G
A 
C
hi
p
UCD9248
Voltage Controller
B_0
(16 kb)
B_1
(16 kb) 
B_N
(16 kb) 
R
ea
d 
to
 h
os
t o
ne
-b
y-
on
e
BRAM Pool
...........
Host
Voltage Rail
of BRAMs
Other Rails
datada
ta
PM
BU
S
C
om
m
an
ds
JTAG-Bitstream
UART- Data
TI
 P
M
B
U
S
A
da
pt
er
Host
FPGA
UCD9248
JTAG  UART  I2C
Platform
Fig. 1: Experimental Demo Setup to Study FPGA BRAMs
Undervolting.
(a) BRAM Power.
(b) BRAM Fault Rate.
Fig. 2: Power and Reliability Trade-off over Voltage Down-
scaling in FPGA BRAMs, undervolting from Vmin = 0.61V
to Vcrash = 0.54V . (y-axis is the VCCBRAM .)
cuit delay increases by further undervolting. Note that simul-
taneously downscaling the frequency is a promising approach
to prevent the generation of these faults [4]; however, it can
limit the energy reduction achievement. Alternatively, our aim
is to understand the behavior of these faults, through which
customized and low-overhead fault mitigation techniques can
be deployed to achieve power saving gains.
The setup of the demo is shown in Fig. 1, where we demon-
strate the voltage guardband and also more aggressively-
reduced voltage regions where BRAMs experience faults. Our
FPGA design includes raw Read/Write accesses to BRAMs,
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TABLE I: Summary of Fault Characterization in FPGA-Based BRAMs and comparing with a recent voltage downscaling study
on modern DRAMs, i.e., DDR-3.
Key Finding FPGA BRAMs [our work] DRAM (DDR-3) [3]
Below Vnom and above Vmin, no observable fault. Vnom = 1V, Vmin = 0.61V Vnom = 1.5V, Vmin = 1.25V
Type of faults: Permanent Stuck-at-0 No Information .
Impact of data pattern. Fault ratio is directly related to number of ’1’ logic. Fault ratio is independent of the pattern.
Below Vmin, fault ratio exponentially increases. Valid, chip-dependent, on average [0,∼0.06%] Valid, vendor-dependent, on average [0, ∼20%]
Faults tends to cluster in certain locations. Certain BRAMs Certain Banks
Fault Inclusion Property (FIP) Follows this property. No Information.
while their supply voltage, i.e., VCCBRAM is controlled in the
host through the Power Management Bus (PMBus) interface
[5]. The on-board voltage regulator with the part number of
UCD9248 has the responsibility to handle these PMBus com-
mands, and set appropriate voltage to different components,
e.g., BRAMs. Note that other FPGA components, e.g., Look-
Up Tables (LUTs), Digital Signal Processors (DSPs), operate
at their default nominal voltage levels. Through experiments
on this setup, the overall power and reliability trade-off is
summarized in Fig. 2, when VCCBRAM is downscaled from
the nominal level Vnom = 1V to the minimum level that
the FPGA practically operates, Vcrash = 0.54V . As can
be seen, BRAMs start experiencing faults in regions below
Vmin = 0.61V with an exponentially increasing behavior up
to 653 faults per 1Mbit ∼ 0.06%. Major observed properties
of these faults are summarized as follows:
• There is significant variability of fault rate among differ-
ent BRAMs, which is the consequence of the inherent
process variation. Through our experiments, we observed
that more than 38.9% of BRAMs never experience faults.
Also, among BRAMs the maximum, minimum, and av-
erage fault rate are 2.84%, 0%, and 0.06%.
• Aggressive voltage downscaling causes permanent ’1’ to
’0’ bit flips, i.e., stuck-at-0. In other words, first, the
faults locations and rate do not considerable change over
the time. Second, by experimentally evaluating different
data patterns, we observed that the fault rate directly
depends on the number of ”1” bits since a vast majority
of generated faults are ’1’ to ’0’ bit-flips. Due to this
observation on the behavior of faults, simplified and low-
overhead fault mitigation techniques can be potentially
deployed.
• More than 90% of these faults are single-bit, and a
further 7% are double-bit faults. Due to this observation
on the behavior of faults, the built-in Error Correction
Code (ECC) of BRAMs can be effective to mitigate
these faults. Note that the built-in ECC of BRAMs has
the type of Single-Error Correction and Double-Error
Detection (SECDED) capability [6], potentially with a
good efficiency to mitigate BRAMs faults in low-voltage
regions.
• Faulty bitcells in a certain voltage stay faulty in lower
voltages, as well, and potentially, expand to other bitcells.
This property is called Fault Inclusion Property (FIP),
and is observed in CPU caches [7], as well. This paper
experimentally confirms that FIP exists in FPGAs, under
aggressive low-voltage operations. FIP can be potentially
used to build efficient fault mitigation techniques.
SUMMARY
This paper demonstrated the voltage downscaling approach
for commercial FPGAs, as an effective solution for improv-
ing the energy efficiency. With a concentration on on-chip
BRAMs, we evaluated the subsequent power and fault rate
trade-off. We experimentally observed that an extremely con-
servative voltage guardband exists below the standard nominal
level. Eliminating this voltage gap delivers more than an
order of magnitude power savings, without any performance
or reliability overhead. Further undervolting delivers more
power savings up to a further 40%; however, with the cost of
faults generation. We presented comprehensive experimental
fault characterization. Our experimental observations such as
significant fault rate variability among BRAMs, can provide an
opportunity to optimize power-reliability trade-off in aggres-
sively low-voltage regimes, for applications implemented onto
FPGAs. We summarize our observations and findings in Table.
I. Also, we compare our observations with a recent character-
ization work on DDR-3 [3], mostly in the behavioral-level.
Although, there is a technological difference between them,
i.e., BRAMs are SRAM-based while DDR-3 are DRAM-
based, the comparison highlights their significant similar fault
behavior under low-voltage operations.
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